

PHASE-LOCKED LOOP MADE IN INTEGRATED CIRCUIT FORM**Background Of The Invention****RELATED APPLICATIONS**

This application is a continuation of U.S. Application serial no. 10/235,902
5 entitled Phase-Locked Loop Made In Integrated Circuit Form filed on September 5,
2002, which is herein incorporated by reference in its entirety.

1. Field of the Invention

The present invention relates to phase-locked loops, and in particular to a phase-
10 locked loop made in an integrated circuit.

2. Discussion of the Related Art

Fig. 1 schematically shows a phase-locked loop conventionally used in frequency
synthesis. The phase-locked loop includes a voltage-controlled oscillator (VCO) 2
15 generating a periodic output signal of frequency F_{out} to be synchronized on a reference
frequency F_{ref} . A comparison circuit 4 compares a signal with reference frequency F_{ref}
and with a frequency signal F_{div} equal to a division of frequency F_{out} by a
predetermined factor N . Comparison circuit 4 provides a control signal to an integrator
low-pass filter 6. Filter 6 provides a voltage V_{com} for controlling oscillator 2.
20 Frequency F_{out} varies between minimum and maximum frequencies, in an operating
range characteristic of the oscillator, when voltage V_{com} varies between minimum and
maximum values.

The phase-locked loop is made in an integrated circuit, except for filter 6, as will
be seen hereafter. The characteristics of the integrated components may vary along with
25 the manufacturing process. In particular, the operating range of oscillator 2 may vary
along with the manufacturing process, which may cause a malfunction of the phase-
locked loop. To solve this problem, the operating range of oscillator 2 is adjustable by an
adjustment signal FA , generated by a control and adjustment circuit 8. Circuit 8 is
provided to control whether the oscillator is in a desired operating range or not. For this
30 purpose, circuit 8 ensures that voltage V_{com} of oscillator 2 does not have a value greater

than a high threshold value V_H , or that it does not have a value smaller than a low threshold value V_L . If voltage V_{com} is greater than value V_H , circuit 8 generates an adjustment signal FA adapted to adjusting the operating range of oscillator 2 upwards. If V_{com} is smaller than value V_L , circuit 8 generates an adjustment signal FA adapted to
5 adjusting the operating range of oscillator 2 downwards. The taking into account of the value of voltage V_{com} by circuit 8 is periodically activated by a clock signal CKaj. Signal CKaj is generated by a frequency divider 9 based on reference frequency Fref.

Fig. 2 schematically shows an implementation of oscillator 2 and adjustment and control circuit 8. Oscillator 2 includes a negative-resistance amplifier 10, the output of
10 which is the oscillator output. The input of amplifier 10 is connected to a first terminal of a capacitor C. The second terminal of capacitor C is connected to the oscillator input via a resistor R. The cathode of a varicap diode D_v is connected to the second terminal of capacitor C. The anode of diode D_v is connected to a ground GND. An inductance L and a variable capacitor C_v are connected in parallel between the input of amplifier 10
15 and the ground. The capacitance of variable capacitor C_v is controlled by signal FA. As an example (not shown), adjustment signal FA may be a digital signal and capacitor C_v may be formed of a capacitor of predetermined value connectable in parallel with several capacitors by switches, each controlled by one bit of adjustment signal FA. Oscillator 2 has the following operating frequency:

20
$$F_{out} = 1/2\pi[L(C_v + C_{dv})]^{1/2},$$

where C_{dv} is the dynamic capacitance of varicap diode D_v , which varies according to control voltage V_{com} . The adjusting of the capacitance of capacitor C_v by adjustment signal FA enables adjusting the oscillator operating range. Control and adjustment circuit 8 includes capacitors 12 and 14 enabling comparing voltage V_{com}
25 with values V_H and V_L . Comparators 12 and 14 control a coding block 16. Coding block 16 controls via an adder the incrementation or the decrementation of adjustment signal FA, stored in a D flip-flop 18 clocked by clock signal CKaj. The value of voltage V_{com} is thus taken into account by circuit 8 at each rising edge of signal CKaj, and causes, if necessary, an immediate adjustment of the operating range.

30 Fig. 3 illustrates the variations of frequency F_{out} of the oscillator according to

voltage V_{com} for different values of adjustment signal FA. For simplicity, the capacitance of variable capacitor C_v is assumed to only be able to take two values, and digital adjustment signal FA is assumed to only take values 0 or 1. In practice, adjustment signal FA may be comprised of several bits and the capacitance of capacitor C_v may take a great number of values. Voltage V_{com} varies between a minimum value V_{min} and a maximum value V_{max} . In the illustrated example, the capacitance of capacitor C_v is maximum when adjustment signal FA is 0. The oscillator then is in a low frequency range. Frequency F_{out} then linearly varies between a low frequency FL_0 when voltage V_{com} has a value V_{min} and a high frequency FH_0 when voltage V_{com} has a value V_{max} . When adjustment signal FA is 1, the oscillator is in a high frequency range. Frequency F_{out} then linearly varies between a low frequency FL_1 when voltage V_{com} has a value V_{min} , and a high frequency FH_1 when voltage V_{com} has a value V_{max} . Threshold values V_H and V_L , which define the voltage range out of which circuit 8 controls an adjustment of the oscillator operating range, are respectively chosen to be slightly smaller than value V_{max} and slightly greater than value V_{min} . For simplicity, it is considered hereafter that values V_{min} and V_{max} are substantially equal respectively to ground GND and to value V_{dd} of the circuit supply voltage.

When the value of voltage V_{com} is taken into account by circuit 8, if adjustment signal FA is 0 and if voltage V_{com} has a value greater than V_H , circuit 8 brings adjustment signal FA from 0 to 1. Similarly, if adjustment signal FA is 1 and if the value of voltage V_{com} is smaller than value V_L , circuit 8 brings adjustment signal FA from 1 to 0. The operating ranges of the oscillator partially overlap, and oscillator 2 and control and adjustment circuit 8 are chosen so that the median frequency of the upper range substantially corresponds to the high frequency of the lower range. Similarly, the median frequency of the lower range substantially corresponds to the low frequency of the upper range.

Fig. 4 illustrates the variation of frequency F_{out} of the oscillator according to control voltage V_{com} and the variation of voltage V_{com} along time in the previously-described phase-locked loop.

It is assumed that, initially, the phase-locked loop is stabilized at a frequency F_1

belonging to the lower operating range of the oscillator. Voltage V_{com} then has a value V_1 .

At a time t_0 , the equilibrium of the phase-locked loop is modified to control a change in output frequency F_{out} from frequency F_1 to a higher frequency F_2 . The equilibrium of the phase-locked loop is for example modified by increasing the division ratio N determining variable frequency F_{div} . Comparison circuit 4 detects a difference between reference frequency F_{ref} and variable frequency F_{div} , and controls an increase of voltage V_{com} . Voltage V_{com} is brought from its value V_1 to a value V_2 corresponding to frequency F_2 in the lower operating range of the oscillator. Voltage V_{com} varies from value V_1 to value V_2 in a damped sinusoid. It is assumed, in the illustrated example, that value V_2 is greater than threshold value V_H .

At a time t_1 , the value of voltage V_{com} is taken into account by control and adjustment circuit 8. V_{com} being greater than V_H , circuit 8 determines that the oscillator no longer is in the desired operating range, and it brings the oscillator into its upper operating range. Voltage V_{com} still is at value V_2 , and the oscillator then oscillates at a frequency F_3 close to maximum frequency F_{H1} of the oscillator in the upper operating range. The oscillator frequency is then greater than the desired frequency F_2 . The phase-locked loop then tends to reduce the oscillator frequency. To achieve this, the phase-locked loop brings voltage V_{com} from value V_2 to a desired value V_4 , corresponding to frequency F_2 in the upper operating range of the oscillator, in a damped sinusoid (shown in dotted lines). Voltage V_{com} varies from value V_2 to the desired value V_4 in a convergence duration Δt , taking intermediary values which may be located out of voltage range V_L - V_H , although the desired value V_4 is in this voltage range. If control and adjustment circuit 8 took into account the value of voltage V_{com} at a time when this voltage is outside of range V_L - V_H , it would, wrongly, determine that the oscillator is in a poorly adapted frequency range. Convergence duration Δt depends on values V_2 and V_4 and on the characteristics of the phase-locked loop. Conventionally, to avoid for circuit 8 to take into account the intermediary values of voltage V_{com} , the period with which the value of voltage V_{com} is taken into account is chosen to be greater than the maximum convergence duration Δt of voltage V_{com} . In

some cases, however, in particular for some embodiments of comparison circuit 4 and of filter 6 of Fig. 1, the convergence duration Δt during which voltage V_{com} is likely to take intermediary values located outside voltage range V_L - V_H may be particularly lengthened.

5 Fig. 5 illustrates an example of embodiment of a comparison circuit 4 and of an integrator low-pass filter 6 likely to lengthen convergence duration Δt .

Comparison circuit 4 includes a phase/frequency comparator 20 comprised of two D flip-flops respectively clocked at frequencies F_{ref} and F_{div} , having their input terminals connected to a logic level 1. The output terminals of the D flip-flops
10 respectively generate signals UP and DWN. The D flip-flops are reset by a NAND combination of signals UP and DWN. An output terminal A of comparison circuit 4 is connected via a switch 22 to a source 24 of a positive constant current $+I$. Switch 22 is respectively on or off when signal UP is at 1 or 0. Output terminal A is also connected via a switch 26 to a source 28 of a negative constant current $-I$. Switch 26 is respectively
15 on or off when signal DWN is equal to 1 or to 0.

Filter 6 includes a capacitor C1 of high value connected in series with a resistor R1 between terminal A and the ground. A capacitor C2 of low value as compared to C1 is also connected between terminal A and the ground. Capacitor C1 plays the function of an integrator of the current provided by circuit 4. Capacitor C2 eliminates the high-
20 frequency components of the current provided by circuit 4.

When a small difference exists between frequencies F_{ref} and F_{div} , comparison circuit 4 provides short current pulses to filter 6. If the current pulses are positive, capacitors C1 and C2 charge at constant current during each pulse. Capacitor C1 charges through resistor R1, while capacitor C2 charges through a negligible parasitic resistance.
25 Between two consecutive pulses, capacitor C2 discharges into capacitor C1 through resistor R1. Similarly, if the current pulses are negative, capacitors C1 and C2 discharge at constant current during each pulse and capacitor C2 charges from capacitor C1 through resistor R1 between two consecutive pulses. The mean value of control voltage V_{com} then depends on the difference between reference frequency F_{ref} and variable frequency
30 F_{div} provided by the oscillator, and the phase-locked loop operates normally.

However, when frequencies F_{ref} and F_{div} are very different, comparison circuit 4 provides long current pulses to filter 6. At the beginning of a long current pulse, capacitors C1 and C2 charge (respectively, discharge) at constant current. Capacitor C2 charges (respectively, discharges) rapidly. From the time when capacitor C2 is charged (respectively, discharged), to the end of the current pulse, voltage V_{com} is maintained at value V_{dd} (respectively, GND). Considering that no current is absorbed by oscillator 2, all the current provided by comparison circuit 4 then flows through resistor R1. The voltage drop in resistor R1, of high value, then is on the order of V_{dd} and capacitor C1 is charged (respectively, discharged) with a reduced current. Further, the duration separating the consecutive current pulses may be too short for capacitor C2 to have time to completely discharge (respectively, to completely charge) into capacitor C1 between two consecutive current pulses. Voltage V_{com} is then maintained at a value close to V_{dd} (respectively, to GND).

Fig. 4 illustrates (in full line) the variation of frequency F_{out} according to voltage V_{com} and the variation of voltage V_{com} along time in a phase-locked loop comprised of comparison circuit 4 and of filter 6 of Fig. 5. Until time t_1 , voltage V_{com} varies as previously described. It is assumed that at time t_1 , the difference between frequencies F_3 and F_2 is sufficiently large for voltage V_{com} to be rapidly brought to a value close to ground GND and smaller than value V_L . The oscillator then oscillates at a frequency close to minimum frequency FL_1 of the upper operating range. The saturation of comparison filter 4 and of filter 6 is such that voltage V_{com} keeps a value close to GND until a time t_2 when the value of voltage V_{com} is taken into account by circuit 8.

At time t_2 , circuit 8 erroneously determines that the oscillator no longer is in the desired operating range and it brings the oscillator into its lower operating range. Voltage V_{com} still is grounded and the oscillator then oscillates at a frequency close to minimum frequency FL_0 of the lower operating range. This frequency being much lower than frequency F_2 , voltage V_{com} is rapidly brought to a value close to value V_{dd} and greater than value V_H . Comparison circuit 4 and filter 6 are saturated in such a way that voltage V_{com} is maintained at value V_{dd} until a time t_3 at which voltage V_{com} is taken into account again by circuit 8.

At time t3, circuit 8 brings the oscillator back into its upper operating range. The phase locked-loop behaves from time t3 as from time t1, and it cannot stabilize.

As seen previously, a solution to prevent such an oscillation of the phase-locked loop is to decrease the frequency with which the value of voltage Vcom is taken into account by control and adjustment circuit 8. The value of voltage Vcom is then always
5 taken into account after the phase-locked loop is stabilized. However, such a solution reduces the frequency with which the oscillator frequency range can be adjusted, even when comparison circuit 4 and filter 6 are not saturated, which is not desirable.

10

Summary Of The Invention

An object of the present invention is to provide a phase-locked loop made in the form of an integrated circuit, which keeps a high frequency of adjustment of the operating range of the oscillator.

Another object of the present invention is to provide such a phase-locked loop
15 which is simple and inexpensive to implement.

To achieve these and other objects, the present invention provides a phase-locked loop including:

an oscillator, controlled by a control signal generated by a comparison circuit comparing a reference frequency and the oscillator frequency and filtered by an integrator
20 low-pass filter;

a control and adjustment circuit for, with a predetermined frequency smaller than the reference frequency, taking into account the value of the filtered controlled signal and, if this value is out of a range of predetermined values, adjusting the operating range of the oscillator; and

25 an inhibition circuit for deactivating the comparison circuit for a predetermined duration before taking into account the value of the filtered control signal.

According to an embodiment of the present invention, the inhibition circuit is only activated if the value of the filtered control signal is out of the range of predetermined values.

30 According to an embodiment of the present invention, the oscillator, the

comparison circuit, the control and adjustment circuit, and the inhibition circuit are made in the form of an integrated circuit.

According to an embodiment of the present invention, the filter includes a first capacitor connected in series with a first resistor between an input/output terminal and a ground, a second capacitor, of small value as compared to the first capacitor being
5 connected between the input/output terminal and the ground.

According to an embodiment of the present invention, the comparison circuit includes first and second D flip-flops respectively rated at the reference frequency and at a variable frequency equal to a predetermined ratio of the oscillator frequency, the input
10 terminals of the D flip-flops being connected to 1, the output terminal of the first flip-flop generating an incrementation signal, the output terminal of the second flip-flop generating a decrementation signal, a reset terminal of the D flip-flops being activable by a NAND combination of the incrementation and decrementation signals, the output terminal of the comparison circuit being connected via a first switch to a source of a
15 positive constant current, the first switch being respectively on or off when the incrementation signal is at 1 or 0, the output terminal of the comparison circuit being further connected via a second switch to a source of a negative constant current, the second switch being respectively on or off when the decrementation signal is at 1 or at 0.

According to an embodiment of the present invention, the oscillator includes an
20 amplifier with a negative resistance, the output of which is the oscillator output, the input of the amplifier being connected to a first terminal of a third capacitor, the second terminal of the third capacitor being connected to the oscillator input via a second resistor, a varicap diode being connected by its cathode to the second terminal of the third capacitor, the anode of the varicap diode being connected to ground, an inductance
25 and a variable capacitor being connected in parallel between the input of the amplifier and the ground, the capacitance of the variable capacitor being controlled by an adjustment signal.

According to an embodiment of the present invention, the control and adjustment circuit includes a first comparator enabling comparison of the filtered control signal with
30 a high predetermined voltage, a second comparator enabling comparison of the filtered

control signal with a low predetermined voltage, the first and second comparators controlling a coding block which controls via an adder the incrementation or the decrementation of the adjustment signal, stored in a third D flip-flop clocked at said predetermined frequency by a clock signal.

5 According to an embodiment of the present invention, the inhibition circuit includes a fourth D flip-flop generating an inhibition signal, the fourth flip-flop being clocked by the inverse of the clock signal and reset by the high state of the clock signal, the input terminal of the fourth D flip-flop receiving a signal equal to 1 when the control
10 signal is greater than the high predetermined voltage or smaller than the low predetermined voltage, and equal to 0 otherwise, and two AND gates arranged to cancel the incrementation and decrementation signals respectively provided by the first and second D flip-flops to the first and second switches when the inhibition signal is equal to 1.

 The present invention also provides a method for controlling a phase-locked loop
15 including an oscillator controlled by a control signal generated by a comparison circuit comparing a reference frequency with the oscillator frequency and filtered by an integrator low-pass filter, including the steps of:

 taking into account the value of the filtered control signal with a predetermined frequency smaller than the reference frequency and adjusting the operating range of the
20 oscillator if the value of the filtered control signal is out of a range of predetermined values; and

 deactivating the comparison circuit in a predetermined duration before taking into account the value of the filtered control signal.

 The foregoing objects, features and advantages of the present invention will be
25 discussed in detail in the following non-limiting description of specific embodiments in connection with the accompanying drawings.

Brief Description Of The Drawings

 Fig. 1, previously described, schematically shows a conventional phase-locked
30 loop;

Fig. 2, previously described, schematically shows a conventional adjustable oscillator;

Fig. 3, previously described, illustrates the operation of the oscillator of Fig. 2;

Fig. 4, previously described, illustrates the operation of the phase-locked loop of
5 Fig. 1;

Fig. 5, previously described, schematically shows the comparison circuit and the filter of Fig. 1;

Fig. 6 schematically shows a first embodiment of an inhibition circuit of a phase-locked loop according to the present invention;

10 Fig. 7 schematically shows a second embodiment of an inhibition circuit of a phase-locked loop according to the present invention; and

Fig. 8 illustrates the operation of a phase-locked loop according to the present invention.

15

Detailed Description

According to the present invention, control and adjustment circuit 8 takes into account, not, as conventional, the value of voltage V_{com} , but a value substantially equal to the voltage across capacitor $C1$. Capacitor $C1$ has a function of integration of the control current provided by circuit 4, and the voltage across capacitor $C1$ reaches the
20 value of control voltage V_{com} when voltage V_{com} has reached its desired value. Conventionally, filter 6 is formed by means of discrete components, and a single terminal of capacitor $C1$, connected to ground, is accessible from the integrated circuit containing the phase-locked loop. To avoid connecting the second terminal of capacitor $C1$ to an additional input of the integrated circuit, the present invention provides inhibiting the
25 operation of comparison circuit 4, to substantially cancel all the current flowing through resistor $R1$. Voltage V_{com} then takes a value close to voltage V_{C1} of the second terminal of capacitor $C1$.

Fig. 6 schematically shows a comparison circuit 4, a filter 6, and a frequency divider 9 of a phase-locked loop including, according to the present invention, a first
30 embodiment of a circuit 30 for inhibiting comparison circuit 4. For clarity, only those

elements necessary to the understanding of the present invention have been shown. Circuit 30 includes a D flip-flop 31 clocked by the inverse of clock signal CKaj, and reset by clock signal CKaj. The input terminal of flip-flop 31 is connected to voltage Vdd, so that it permanently has a logic value equal to 1. The output terminal of flip-flop 5 31 generates an inhibition signal INH. Comparison circuit 4 includes, in addition to the elements described in relation with Fig. 4, AND gates 34 and 35 controlled by the inverse of inhibition signal INH, respectively arranged to cancel signals UP and DWN when signal INH has a value 1.

Inhibition circuit 30 and signal CKaj are provided to inhibit comparison circuit 4 10 and to cancel any current provided by comparison circuit 4 to filter 6 for a given duration, called the inhibition duration, before the value of voltage Vcom is taken into account by circuit 8. Clock signal CKaj is at 0 for the inhibition duration and its switchings to 1 correspond to times when the value of voltage Vcom is desired to be taken into account. When circuit 4 is inhibited, and no positive (respectively negative) 15 current is provided to the filter, capacitor C2 discharges (respectively, charges) into capacitor C1 through resistor R1. The value of voltage Vcom then comes closer to the value of voltage VC1. According to the present invention, the time during which clock signal CKaj is at 0 must be sufficient for voltage Vcom to have time to substantially reach the value of voltage VC1. However, when comparison circuit 4 is inhibited, the 20 phase-locked loop is open and it cannot converge. The time during which signals CKaj is at 0 is thus limited to reduce the time during which the phase-locked loop is open.

Fig. 7 schematically shows a second embodiment of an inhibition circuit 30 according to the present invention. In addition to previously-described flip-flop 31, circuit 30 includes a comparator 32 comparing value VH and the value of voltage Vcom. 25 Circuit 30 also includes a comparator 33 comparing value VL and the value of voltage Vcom. The input terminal of flip-flop 31 receives an OR combination of the outputs of comparators 32 and 33. According to this embodiment, circuit 30 only activates circuit 4 when signal CKaj is at 0 and when voltage Vcom is out of operating range VL-VH. Such an inhibition circuit 30 then enables limiting the total time during which circuit 4 is 30 deactivated, that is, during which the phase-locked loop remains open.

Fig. 8 illustrates the variation of frequency F_{out} of the oscillator according to control voltage V_{com} , and the variation of voltage V_{com} and of voltage $VC1$ (shown in dotted lines) of the second terminal of capacitor $C1$ along time, in a phase-locked loop such as described in relation with Fig. 6. The time, frequency, and voltage scales have not been respected, and the aspect of the curves is merely indicative. Reference V_{com} represents, in Fig. 8, the mean value of voltage V_{com} .

It is assumed that, initially, the phase-locked loop is stabilized at a frequency $F1$ belonging to the lower operating range of the oscillator. Voltage V_{com} then has a value $V1$. It is assumed that clock signal CK_{aj} (not shown) is at 1.

At a time $t10$, as in Fig. 5, the equilibrium of the phase-locked loop is modified to switch from frequency $F1$ to a higher frequency $F2$. As a response, voltage V_{com} is brought from its value $V1$ to a value $V2$ greater than threshold value VH . Voltage $VC1$ (shown in dotted lines) reaches value $V2$ substantially at the same time as voltage V_{com} .

At a time $t11$, clock signal CK_{aj} switches to 0 and comparison circuit 4 is deactivated by inhibition circuit 30. Voltages V_{com} and $VC1$ are substantially equal and voltage V_{com} substantially does not vary.

At a time $t12$, clock signal CK_{aj} switches to 1, and the value of voltage V_{com} is taken into account by control and adjustment circuit 8. Voltage V_{com} having a value greater than value VH , circuit 8 brings the oscillator into its upper operating range. Voltage V_{com} still is at value $V2$, and the oscillator then oscillates at a frequency $F3$ close to maximum frequency $FH1$ of the oscillator in the upper operating range. The phase-locked loop then tends to bring the oscillator from frequency $F3$ to frequency $F2$. Comparison circuit 4 and filter 6 are rapidly saturated, and control voltage V_{com} is brought to a value close to ground GND , smaller than voltage VL . The oscillator then oscillates at a frequency close to minimum frequency $FL1$ of the upper operating range. As seen previously, capacitor $C1$ then discharges with a small current and voltage $VC1$ slowly draws near voltage V_{com} .

At a time $t13$, clock signal CK_{aj} switches to 0 and comparison circuit 4 is deactivated. Capacitor $C2$ charges in capacitor $C1$ through resistor $R1$ until the value of voltage V_{com} is substantially equal to the value of voltage $VC1$, which is greater than

value VL.

At a time t14, clock signal CKaj switches to 1 and the value of voltage Vcom is taken into account by circuit 8. The value of voltage Vcom being included in range VL-VH, circuit 8 does not adjust the operating range of the oscillator. After time t14, comparison circuit 4 is reactivated and the phase-locked loop operates again. The phase-locked loop brings voltage Vcom back to a value close to value GND before bringing it to its expected value V4 in a damped sinusoid.

According to the present invention, even when convergence duration Δt is particularly lengthened, control and adjustment circuit 8 only controls a change in the oscillator operating range if the phase-locked loop is in a steady state and if control voltage Vcom is out of voltage range VL-VH.

The present invention, which is inexpensive and easy to implement, enables achieving this result without reducing the frequency at which control and adjustment circuit 8 takes control voltage Vcom into account, and thus without systematically reducing the speed at which the phase-locked loop can reach its desired operating point.

Of course, the present invention is likely to have various alterations, modifications, and improvements which will readily occur to those skilled in the art. In particular, the present invention has been described in relation with a specific embodiment of a phase-locked loop, but those skilled in the art will easily adapt the present invention to other phase-locked loops having similar characteristics. As an example, the present invention has been described in relation with a digital phase/frequency comparator, but those skilled in the art will readily adapt the present invention to an analog phase/frequency comparator.

The present invention has been described in relation with an oscillator having two operating ranges only, but those skilled in the art will readily adapt the present invention to an oscillator having a greater number of operating ranges.

The present invention has been described in relation with an inhibition circuit which inhibits the phase-locked loop when clock signal CKaj has a zero value, but those skilled in the art will readily adapt the present invention to an inhibition circuit activable by another signal performing a similar function.

The present invention has been described in relation with the case where minimum voltage V_{min} and maximum voltage V_{max} of the frequency ranges are the ground and the supply voltage, but those skilled in the art will readily adapt the present invention to the case where minimum voltage V_{min} and maximum voltage V_{max} of the
5 operating ranges are respectively substantially greater than the ground and substantially smaller than the supply voltage.

Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and the scope of the present invention. Accordingly, the foregoing description is by way of example only and is not intended to
10 be limiting. The present invention is limited only as defined in the following claims and the equivalents thereto.

What is claimed is: